
FPGA

FJM50 1T4RSDR

- 1T4R SDR
- 200MHz ~ 6GHz
- Low-IF
- DBF
-
- IQ
- FPGA
- SERDES
-
-
- 1T4R
- 200 MHz – 6GHz
- 52kHz~100MHz
- TDD FDD

FJM50 1T4RSDR

- ADC/DAC 16

-

- TX $\geq 2\text{dBm}$
- TX $\leq -60\text{dBm}$
- TX $\geq 50\text{dBc}$
- TX $0\text{dB} \sim 36\text{dB}$
- TX OIP3 $\geq 20\text{dBm}$

-

- RX 30dB
- RX $\geq 60\text{dBc}$
- $\leq 15\text{dB}$
- OIP3: $\geq 40\text{dBm}$

- PLL

- $50\text{MHz} \sim 200\text{MHz}$

-

FPGA **XC7K325T**

-

FJM50 1T4RSDR

➤ Logic Cells 326,080

➤ LUT 6 203,800

➤ Flip-Flops 407,600

➤ CLB 25,475

●

➤ Block RAM BRAM 445 × 36 Kb 16,020 Kb 15.6 Mb

➤ RAM LUT RAM 2,000 Kb

➤ ECC 64 BRAM ECC

● DSP

➤ DSP Slice 840

➤ DSP 25×18 48

➤ 2,845 GMAC/s

●


GTH/GTX

➤ 16


➤ 12.5 Gb/s

FJM50 1T4RSDR

FJM50 1T4R SDR 模块原理框图



FJM50 1T4RSDR



23×23×3.34mm

/ BGA/1156

650um

● BGA 400um